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Abstract
This paper presents the architecture, methodology, cir-
cuitdesigntechniqueandmeasured resultsofalowvoltage
( 2.6 V ), fully differential, low-noise, programmable gain
"microphone"ampliﬁer,differentialbandgapreference and
low-voltage programmable gain "power" ampliﬁer. They
can be used in a low supply voltage analogue front-end
for digitalvoice terminals. CMOS technology with 1
:2
￿
m
channel length is used. The measured equivalent average
inputreferred RMS noise voltageof the microphone ampli-
ﬁer is 5
:1
n
V
=
p
H
z in the voice band at 40 dB closed loop
gain. The power ampliﬁer is capable of driving 50W load
200mV from both supply voltages with distortions better
than 0
:5% under all conditions.
1 Introduction
Battery operated digital voice terminals need a single
low operating supply voltage and low power consumption
[1]. Figure 1showsatypicalblockdiagramofasystem. To
reducethenumberofexternalcomponentsand/orfunctions
and to be able to provide appropriate signal levels for opti-
mumusageofaS
￿DA/Dconverter’sdynamicrangedueto
different transducer characteristics, a fully differential pro-
grammable analogue front-end with transducer interface
modules must be integrated. Among the modules which
are hardest to design under the low-voltage and low-power
constraint usingstandard double metal double poly 1
:2
￿
m
CMOStechnologywitha typicalthresholdvoltageof0.7V
are a low-noise programmable gain microphone ampliﬁer
and a power buffer. The programmability of the analogue
front-end offers the possibility of hands free operation of
the hand-set under software control.
Low supply voltage and the coexistence of a sensitive
analogue front-end with a large and fast digital network
dictate a fully differential structure, because of critical re-
quirements on PSRR, CMRR and dynamic range. This is
because under the low-voltage constraint cascoding is not
possible if the typical threshold voltages are about 0.7V.
Thus, a fully differential structure and long channel de-
vices used in the gain stages are the only possibilities of
maintaining the performances. Moreover, process varia-
tions have a large inﬂuence on the system behaviour if the
design approach is chosen incorrectly. For example, the
offset voltage of the microphone ampliﬁer ampliﬁed by
40 dB maximum gain reduces the useful dynamic range
of the A/D converter that follows the ampliﬁer, so careful
circuit and layout design techniques are necessary to mini-
mize these effects. The second importantdesignconstraint
is the 1/f and thermal noise coming from the microphone
ampliﬁer because of its high closed loop gain. It can be
shown that thenoise performances of therealized ampliﬁer
are at the limit of what is achievable in CMOS technology.
The offset voltage and noise are not critical parameters
for the on chip power buffer because of low closed loop
gain. Driving a 50W load at low supply voltage and at
low power consumption presents a real challenge. A well-
known class AB, single ended structure [2] is extended to
a fully differential topology. The combined P and N chan-
nel differential stage used in a fully differential structure
with accurate common mode output balance [3] and qui-
escent current control circuitry solves the very demanding
requirements at low supply voltage in a new way.
In Section 2, we present some problems and possible
solutionsassociated with the low-voltageanalogue CMOS
circuit design, dealing with bias, band-gap reference, low
noise ampliﬁer and power buffer. A list of design consid-
erations relevant to low supply voltage analogue design is
added at the end of section 2. In sections 3, 4 and 5, we
present circuitdesign, layout and measured results for bias
and references, low noise microphone ampliﬁer and power
buffer respectively.
2 Lowvoltageanaloguecircuitdesign: prob-
lems and solutions
The operation of an analogue and mixed signal inte-
grated circuits becomes problematic if the supply voltage
is reduced: the bandwidth and slew rate of the operationalFigure 1: Block diagram of a typical voice interface
ampliﬁer is reduced, the switch on resistance increases, the
dynamic range of the A/D and D/A converters is reduced,
the stability is harder to control etc. Cascoding, which is
the basic technique for increasing the conductance of the
MOS current source, speed and openloopgain of theoper-
ational ampliﬁers, can no longer be used. For example, the
minimum supply voltage needed for proper operation of a
regulated cascode current mirror [4] must be greater than
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V. Another problem is the vari-
ance ofthedraincurrentduetothresholdvoltagevariations
of two matched current mirrors when they operate close to
themoderate orweak inversionregions, whichmayhappen
because of a low supply voltage. Another problem is tem-
perature variation and, because of that variation of the key
parametersoftheMOStransistor. Sincecascode transistors
cannot be used, a longchannel device isthe onlyoptionfor
thegainstagetoachieve openloopgain,PSRRandCMRR.
The noise of the critical opamp must be reduced to retain
the required dynamic range. Another problem is the cou-
plingof"digital"noiseenteringthesensitiveanaloguepaths
fromthelargedigitalportionofthechip. Toovercomethese
problems,thefollowingdesigntechniqueswereused: fully
differential structure from the microphone ampliﬁer to the
modulator, D/A converter and "power" buffer, electrically
symmetrical layout, a design techniquewhich keeps all the
signals always in the optimal voltage range, appropriate
biasing, gain bootstrap, quiescent power control circuitry
for power buffers, careful circuit and layout design tech-
nique for noise reduction, shielding of sensitive analogue
paths, separation of supplylines for sensitive analogue and
digital portions of the front-end and appropriate supply of
the mixed signal modules such as modulator and the D/A
converter, etc.
2.1 Bias and voltage reference
Bias circuitis an importantmodule for properoperation
of the analogue front-end at low voltage. To satisfy the re-
quirements over temperature and process, the bias currentshould be constant or slightly increasing with temperature
tocompensate forexamplemobilitydegradations[5]. Pure
PTAT behaviour using compatible-vertical-bipolar transis-
torsis minimizedby usingapolysiliconresistor. The nom-
inal base-emitor voltage depends on the selected emitor-
current and its absolute value depends on the temperature
range of operation. To guarantee as low supply voltage as
possiblefor a given technology, simple lowvoltage current
mirrors in the collectors are used. The rightchoice of tran-
sistor channel length for the current mirrors is important
if we know that central bias generator does not need to be
very accurate. If the system needs an accurate absolute
value of currents, they have to be generated from a stable
voltage source (bandgap). Figure ?? shows a simple bias
circuit, which requires a minimum supply voltage greater
Figure 2: Simple bias circuit
than ( equation 1):
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Themaximum
V
b
e voltagedependsonthetransistorcurrent
I
b and the lowest temperature required, which is also the
most critical parameter. To achieve low voltage operation,
the current
I
b must be small and the
(
W
=
L
) ratio of the
MOStransistorslarge. Ashortchannel MOStransistorhas
a lower threshold voltage, but this parameter must be used
with caution because of PSRR problems.
The analogue front-end in the presented design oper-
ateswithasymmetricalreferencevoltageof
￿0
:6
V around
groundlevel, whichisﬁxedinthemiddleoftheoptimalop-
erating supply voltage. The bandgap reference (ﬁgure ??)
is built of CMOS compatible vertical-bipolar transistors
and MOS current mirrors with geometry and current val-
ues that minimize the noise energy in the audio frequency
band and is capable of operating at a supply voltage down
to 2
:6
V. The temperature coefﬁcient achieved is smaller
than
￿40
p
p
m
=
o
C and the average RMS noise voltage is
smaller than 200
n
V
=
p
H
z in the voice band.
2.2 Operational ampliﬁers
The following design considerations were taken into
consideration during the design of the low supply volt-
age operational ampliﬁers used in the presented analogue
front-end:
￿ A fullydifferentialstructure helps to maintain the dy-
namic range and reduce the crosstalk from the noisy
substrate if the layout is electrically symmetrical.
￿ Long channel load devices are used to keep the re-
quired PSRR and crosstalk.
￿ A class A output stage is used in the opamp for the
modulator because of the low supply voltage and to
keep the linearity of the converter; because of which
thequiescentsupplycurrentforthemodulatorsopamp
is about 150
￿
A.
￿ cascode transistors are not used for the reasons ex-
plained earlier.
￿ "Lowvoltage"current sources are used toenhance the
voltage swing.
￿ To keep the noise level low at low supply voltage, a
simple resistive common mode detector with linear
characteristics is used.Figure 3: Fully differential bandgap reference
￿ A simple structure is proposed for the common mode
feedback circuit [3]. The common mode and input
pathhave a similarbandwidth. Bothsignalsare added
in the common load devices.
￿ A microphone ampliﬁer with high impedance inputs
and precise gain factor is realized by extension of
the opamp concept featuring two differential, single
channelinputs(socalledDDAampliﬁer)[6]. Special
care was taken to enlarge the input common mode
range, input voltage range and to reduce the offset
voltage and noise.
￿ Ifalargeinputswingisrequiredasinanoutputbuffer,
two complementary MOS input stages are used.
￿ A well controlled quiescent output current is an im-
portant function when designing the class AB output
stage. Simple current ampliﬁers control current vari-
ations with variations of supply voltage, temperature
and process.
3 Programmable gain low noise microphone
ampliﬁer
3.1 Circuit design considerations
Figure ?? shows the circuit diagram of a low noise mi-
crophone ampliﬁer. The programmability is achieved by
usingtwo matched arrays of resistors and switches that are
controlled by digital signals. The gain can be varied from
10dBto 40dBin6dbsteps (Figure ?? ). The transconduc-
tance of the inputstage must be as highas possible for low
distortionsand lownoise. Appropriatelayoutimproves the
matching of input and load devices, which contributes to
lowerdistortions. AfullydifferentialstructurewasusedforFigure 4: Microphone ampliﬁer schematic
the reasons explained earlier. The achieved performances
are summarized in Table 1.
The most critical design parameters are: equivalent av-
erage input refered rms noise voltage at 40dB closed loop
gain, accurate gain steps of 6dB and accuracy of the gain.
Careful layout design technique of the resistor strings and
appropriateopenloopgainoftheampliﬁerhelpstoachieve
the last two requirements, while the ﬁrst is realised by an
appropriate circuit design technique described in the next
subsection.
A psofometrically weighted S/N ratio of 86.5 dB at the
output of the microphone ampliﬁer is required for 14 bits
resolution of the modulator. This can be achieved if the
equivalentinputreferred average RMSnoise voltage ofthe
microphon ampliﬁer is smaller than (equation 2):
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B, It is very hard to achieve
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z noise voltage using CMOS technology. For
comparison, a simple 1
kW resistor produces approx.
4
n
V
=
p
H
z thermal noise voltage at 25
o
C and it is known
fora MOS transistorthatits1/fnoise contributionisbigger
and harder to control than thermal noise in the speciﬁed
frequency bandwidth.
Each inputtransistorparticipates to the equivalent input
referred noise voltage by adding its noise power. Noise
spectral density at the output is related to the closed loop
gain setting and the transfer function of the operational
ampliﬁer. Two identical input pairs contribute 3dB higher
noise than a single-input stage pair. The common mode
feedback stage has a resistive noise source connected from
the ampliﬁer output (common mode feedback detector),
which is compressed by the ampliﬁer gain, so it can be ne-
glected if the closed loop gain of the ampliﬁer is small. A
common-mode ampliﬁer differentialpair is 6dB less noisy
than an ordinaryinputpair, because the devices have twice
thesize andcurrentoftheinputpair. Commonloaddevices
contribute to noise with their transconductances related to
input devices. The device area ratio, conductance factor
￿
C
o
x and N or P type ﬂicker coefﬁcient difference, deﬁne
theactualnoiseperformance. ItispossibletodesignCMOS
inputstages with small 1/f and thermal noise in a speciﬁed
voice frequency range. Resistor strings and input switches
add their noise power to the total noise power. The con-
tributionof resistors is different for different gain settings.
Table 1 gives important characteristics of the microphone
ampliﬁer. A relatively large area ( layout on Figure ??
) and supply current are needed to achieve the noise re-
quirements. Figure ?? shows The measured input referred
equivalent noise voltage of the microphone ampliﬁer.Figure 5: Gain programming circuit
Table 1: Characteristics of the microphone ampliﬁer
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3.2 Noise reduction technique
MinimizingthegatelengthL and maximizing theavail-
able DC bias current of the ﬁrst stage devices ( transistors
T1
;
T 2
;
T 3
;
T 4 from Figure ?? ) reduce the thermal noise.
The transconductance of the transistor (
T5 ) is selected in
such a way that itsthermal noisecontributionis minimized
according to relation 3:
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e
=
A
I
b
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m
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)
where
I
b represents the noise current associated with the
current source transistor of the differential stage. The
1/f noise contribution of
T5 is minimized by choosing
as large as possible a gate length. Other noise sources,
such as parasitic noise due to poly gate with resistance
R
p
o
l
y
= 4
K
T1
=
R
g and substrate with resistance
R
s
u
b
=
4
K
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R
b, were minimized by a proper layout. The input
stage is designed as common centroid geometry with gates
connected from both sides by metal wire.
The substrate contributes to the noise power with sub-
strate resistivity (n-well) and substrate transconductance
(the substrate should be connected to a voltage potential
whichisas faraway as possiblefromthetransistorsource).
If the substrate is connected to the supply, it has constant
resistivity, but couples substrate noise to the input stage.
So for a high gain and low noise ampliﬁer operating on
a noisy substrate, the input transistors substrate must be
connected to its own source. Furthermore, resistive un-
derpasses in the signal path to the ampliﬁers input shouldbe avoided. The noise contribution of all other transistors
in the ampliﬁer should also be considered and optimized,
because their noise contributions are not negligible. How-
ever, the actual sizes of input and load devices are the
function of input voltage range, ampliﬁer bandwidth, sta-
bility,and noise requirements. Unfortunately,some effects
are incontradiction;forinstance, decreasing theinputtran-
sistorchannellengthdecreases thermalnoisebutlowersthe
available input voltage range. The overall noise spectrum
of the continuous time ampliﬁer is a function of the close
loop gain structure ( Figure ?? ). Squared average RMS
noise voltage on each ampliﬁers output is (Equation 4):
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where
R
e
q is ampliﬁer equivalent input noise resistor,
R
a
and
R
f are close loop gain setting resistors,
R
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n is switch
resistivity (two switches are simultaneously on). All other
switches are in the off state and are supposed to be ideal
open-circuit. The close-loop gain setting leads to variable
values of
R
a and
R
f and therefore contributesnonconstant
noisepowertotheampliﬁerinput. Alowvalueof
R
ameans
a lower thermal noise contributionof the resistive network
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the gain adjust MOS switches is simply a function of on
resistance of the switch,ie thetransistorin its linear region
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Equation 5 gives the squared RMS noise voltage of the
switch normalized to the 1Hz bandwidth.
4 Class AB fully differential driver
A schematic diagram of a class AB differential output
driver is shown on Figure ??. The speed of this driver is
not very demanding, so its major drawback, which is the
slew rate limited differential stage, does not really matter.
The hardest design requirement is a driving capability of
50 W and 4
V
p
￿
p output signal at 2.6V supply voltage with
H
D
￿ 0
:6% under all conditions and with as small a qui-
escent supply current as possible. The input voltage range
of the ampliﬁer, if used as a unity gain buffer, must be as
close tothe suppliesas possible. For thatreason, twocom-
plementarydifferentialinputstages are used. The common
mode input range is symmetric about the analogue ground
voltage. Input voltage range is limited to
V
a (equation 6)
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V
b (equation 7),
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where
I
b is the input transistor current,
V
t
h
L
m
a
x and
V
t
h
D
m
i
n are threshold voltages of load (L) and differen-
tial (D) transistors.
Common mode ampliﬁer, built of transistors
T3 and
T4
and equal to the main differential stage, controls the com-
mon mode outputvoltage. It isresponsiblefor small signal
outputperformances and ampliﬁer stability. A resistive di-
vider connected to both outputson one side and to the gate
of transistor
T3 on the other side closes the common mode
feedback loop and, as a consequence, the common mode
output voltage is very close to the input balance voltage
connected to the gate of transistor
T4. The resistive divider
isused tokeep the loopin a linearmode over a large output
voltage range. Differential and common mode gains are
similar because of the same transistor sizes, similar cur-
rents and common load devices; for the same reason, the
ampliﬁer needs only one compensation network for each
output. Additionalbias current is added tothe load devices
to avoid an unbalanced condition if the input stages are
turnedoff. BothtransistorsoftheABclass outputstageare
driven directly from the differential stage. The maximum
outputvoltage swing is (Equation 8):
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Both output transistors are optimized for maximum
transconductance and are suitable for driving large capaci-
tive and low resistive loads. The quiescent current is mea-
sured in the crossover region for each output transistor and
compared to the predetermined bias current [2]. Perfect
matching of all four control circuits is not necessary be-
cause they all use a stabilized and equal bias current level.
The total supply current variations with temperature, pro-
cess andsupply,takingintoaccount a10mVrandom offset
voltage variation, is 15% over a wide supply voltage range
( 2.8 V to 5 V). To equalize HD with temperature, a modi-
ﬁed PTAT biasingis used. Figure?? shows the connection
of the ampliﬁer. The major drawback of the operational
ampliﬁer from Figure ?? is the signal dependent gain (
5% over the full range ). The reason is transconductance
mismatch due to the low channel length of input devices.Figure?? shows the layout of the power buffer, while Fig-
ure?? showsthe measured outputspectrumofthebufferat
V
s
u
p
= 3
V , balance voltage
V
b
a
l
= 1
:5
V and differential
loadis50Wor100nF.The maincharacteristicsofthebuffer
are presented in Table 2.
Table 2: Characteristics of the power buffer ampliﬁer
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5 Conclusions
Design considerations and measured results of a low
voltage, low noise ampliﬁer and power ampliﬁer are pre-
sented in the article. They are used in a programmable
analogue front-end for digital voice terminals. A mea-
sured equivalent input referred RMS noise voltage of
5
:1
n
V
=
p
H
z in the voice frequency band was achieved;
this is at the limit for CMOS technology and was possible
only by using very careful circuit and layout design tech-
niques. The output buffer is capable of delivering 30mW
power into 50W load at 3
V supply and 0
:5% HD distor-
tions with the quiescent supply current sufﬁciently low.
The measured resultsof importantparameters for botham-
pliﬁers are given in the article.
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